 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| mb96620 series f 2 mc - 16fx 1 6 - bit microcontroller cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134 - 1709 ? 408 - 943 - 2600 document number: 002 - 04712 rev.*a revised february 17, 2016 mb9 66 2 0 s eries is based on cypress advanced f 2 mc - 16fx architecture (16 - bit with instruction pipeline for risc - like performance). the cpu uses the same instruction set as the established f 2 mc - 16lx family thus allowing for easy migration of f 2 mc - 16lx software to the new f 2 mc - 16fx products. f 2 mc - 16fx product i mprovements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduc ed power consumption and faster start - up time. for high processing speed at optimized power consumption an internal pll can be selected to supply the cpu with up to 32 mhz operation frequency from an external 4mhz to 8mhz resonator. the result is a minimum instruction cycle time of 31.2 ns going together with excellent emi behavior. the emitted power is m inimized by the on - chip voltage regulator that reduces the internal cpu voltage. a flexible clock tree allows select ing suitable operation frequencies for pe ripheral resources independent of the cpu speed . f eatures ? technology 0.18 ? m cmos ? cpu ? f 2 mc - 16fx cpu ? optimized instruction set for controller applications (bit, byte, word and long - word data types, 23 different addressing modes, barrel shift, variety of pointers) ? 8 - byte instruction queue ? signed multiply (16 - bit 16 - bit) and divide (32 - bit/16 - bit) instructions available ? system clock ? on - chip pll clock multiplier ( ? 1 to ? 8, ? 1 when pll stop) ? 4 mhz to 8 mhz crystal oscillator (maximum frequency when using ceramic resonator depends on q - f actor) ? up to 8 mhz external clock for devices with fast clock input feature ? 32 .76 8 khz subsystem quartz clock ? 100khz/2mhz internal rc clock for quick and safe startup, clock stop detection function , watchdog ? clock source selectable from mainclock oscillator , subclock oscillator and on - chip rc oscillator, independently for cpu and 2 clock domains of peripherals ? the subclock oscillator is enabled by the boot rom program controlled by a configuration marker after a power or external reset ? low power consumption - 13 operating modes (different run, sleep, timer, stop mode s ) ? on - chip voltage regulator internal voltage regulator supports a wide mcu supply voltage range (min=2.7v), offering low power consumption ? low voltage detection function reset is generated when s upply voltage falls below programmable reference voltage ? code security protects flash memory content from unintended read - out ? dma automatic transfer function independent of cpu, can be assigned freely to resources ? interrupts ? fast interrupt processing ? 8 pr ogrammable priority levels ? non - maskable interrupt (nmi) ? can ? supports can protocol version 2.0 part a and b ? iso16845 certified ? bit rates up to 1m bps ? 32 message objects ? each message object has its own identifier mask ? programmable fifo mode (concatenation of message objects) ? maskable interrupt ? disabled automatic retransmission mode for time triggered can applications ? programmable loop - back mode for self - test operation ? usart ? full duplex usarts (sci/lin) ? wide range of baud rate settings using a dedicated reload timer ? special synchronous options for adapting to different synchronous serial protocols ? lin functionality working either as master or slave lin device ? extended support for lin - protocol to reduce interrupt load ? i 2 c ? up to 400 k b p s ? master and slave functional ity, 7 - bit and 10 - bit addressing
document number: 002 - 04712 rev.*a page 2 of 65 mb96620 series ? a/d converter ? sar - type ? 8/ 10 - bit resolution ? signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger , reload timers and ppgs ? ra nge comparator function ? source clock timers three independent clock timers (23 - bit rc clock timer, 23 - bit main clock timer, 17 - bit sub clock timer) ? hardware watchdog timer ? hardware watchdog timer is active after reset ? window function of watchdog timer is u sed to select the lower window limit of the watchdog interval ? reload timers ? 16 - bit wide ? prescaler with 1/2 1 , 1/2 2 , 1/2 3 , 1/2 4 , 1/2 5 , 1/2 6 of peripheral clock frequency ? event count function ? free - running timers ? signals an interrupt on overflow , supports time r clear upon match with output compare (0, 4) ? prescaler with 1, 1/2 1 , 1/2 2 , 1/2 3 , 1/2 4 , 1/2 5 , 1/2 6 , 1/2 7 , 1/2 8 of peripheral clock frequency ? input capture units ? 16 - bit wide ? signals an interrupt upon external event ? rising edge, falling edge or both (rising & falling) edges sensitive ? output c ompare units ? 16 - bit wide ? signals an interrupt when a match with free - running timer occurs ? a pair of compare registers can be used to generate an output signal ? programmable pulse generator ? 16 - bit down counter, cycle and du ty setting registers ? can be used as 2 8 - bit ppg ? interrupt at trigger, counter borrow and/or duty match ? pwm operation and one - shot operation ? internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected reload timer unde rflow as clock input ? can be triggered by software or reload timer ? can trigger adc conversion ? timing point capture ? quadrature position/revolution counter (qprc) ? up/down count mode, phase difference count mode, count mode with direction ? 16 - bit position count er ? 16 - bit revolution counter ? two 16 - bit compare registers with interrupt ? detection edge of the three external event input pins ain, bin and zin is configurable ? real time clock ? operational on main oscillation (4mhz), sub oscillation (32khz) or rc oscillation (100khz/2mhz) ? capable to correct oscillation deviation of sub clock or rc oscillator clock (clock calibration) ? read/write accessible second/minute/hour registers ? can signal interrupts every half second/second/minute/hour/day ? internal clock divider and prescaler provide exact 1s clock ? external interrupts ? edge or l evel sensitive ? interrupt mask bit per channel ? each available can channel rx has an external interrupt for wake - up ? selected usart channels sin have an external interrup t for wake - up ? non maskable interrupt ? disabled after reset, can be enabled by boot - rom depending on rom configuration block ? once enabled, can not be disabled other than by reset ? h igh or low level sensitive ? pin shared with external interrupt 0 ? i/o ports ? most of the external pins can be used as general purpose i/o ? all push - pull outputs (except when used as i 2 c sda/scl line) ? bit - wise programmable as input/output or peripheral signal ? bit - wise programmable input enable ? one input level per gpio - pin (either automot ive or cmos hysteresis) ? bit - wise programmable pull - up resistor ? built - in on chip debugger (ocd) ? one - wire debug tool interface ? break function: ? hardware break: 6 points (shared with code event) ? software break: 4096 points ? event function ? code event: 6 points ( shared with hardware break) ? data event: 6 points ? event sequencer: 2 levels + reset ? execution time measurement function ? trace function: 42 branches ? security function ? flash memory ? dual operation flash allowing reading of one flash bank while programming or erasing the other bank ? command sequencer for automatic execution of programming algorithm and for supporting dma for programming of the flash memory ? supports automatic programming, embedded algorithm ? write/erase/erase - suspend/resume commands ? a flag indicat ing completion of the automatic algorithm ? erase can be performed on each sector individually ? sector protection ? flash security feature to protect the content of the flash ? low voltage detection during flash erase or write document number: 002 - 04712 rev.*a page 3 of 65 mb96620 series contents 1. product lineup ................................ ................................ ................................ ................................ ................................ .. 5 2. block diagram ................................ ................................ ................................ ................................ ................................ ... 6 3. pin assignment ................................ ................................ ................................ ................................ ................................ . 7 4. pin description ................................ ................................ ................................ ................................ ................................ .. 8 5. pin circuit type ................................ ................................ ................................ ................................ ............................... 10 6. i/o circuit type ................................ ................................ ................................ ................................ ............................... 12 7. memory map ................................ ................................ ................................ ................................ ................................ .... 17 8. ramstart addresses ................................ ................................ ................................ ................................ ................... 18 9. user ro m memory map for flash devices ................................ ................................ ................................ .................. 19 10. serial programming communication interface ................................ ................................ ................................ ............ 20 11. interrupt vector table ................................ ................................ ................................ ................................ ..................... 21 12. handling precautions ................................ ................................ ................................ ................................ ..................... 25 12.1 precautions for product design ................................ ................................ ................................ ................................ ... 25 12.2 precautions for package mounting ................................ ................................ ................................ .............................. 26 12.3 precautions for use environment ................................ ................................ ................................ ................................ 27 13. handling devices ................................ ................................ ................................ ................................ ............................ 28 13.1 latch - up prevention ................................ ................................ ................................ ................................ ..................... 28 13.2 unu sed pins handling ................................ ................................ ................................ ................................ .................. 28 13.3 external clock usage ................................ ................................ ................................ ................................ ................... 29 13.3.1 single phase external clock for main oscillator ................................ ................................ ................................ ............. 29 13.3.2 single phase external clock for sub oscillator ................................ ................................ ................................ .............. 29 13.3.3 opposite phase external clock ................................ ................................ ................................ ................................ ..... 29 13.4 notes on pll clock mode operation ................................ ................................ ................................ ............................ 29 13.5 power supply pins (v cc /v ss ) ................................ ................................ ................................ ................................ ......... 29 13.6 crystal oscillator and ceramic resonator circuit ................................ ................................ ................................ ........... 30 13.7 turn on sequence of power supply to a/d converter and analog inputs ................................ ................................ ..... 30 13.8 pin handling when not using t he a/d converter ................................ ................................ ................................ ........... 30 13.9 notes on power - on ................................ ................................ ................................ ................................ ...................... 30 13.10 stabilization of power supply voltage ................................ ................................ ................................ .......................... 30 13.11 serial communication ................................ ................................ ................................ ................................ .................. 30 13.12 mode pin (md) ................................ ................................ ................................ ................................ ............................ 30 14. electrical characteristics ................................ ................................ ................................ ................................ ............... 31 14.1 absolute maximum ratings ................................ ................................ ................................ ................................ ......... 31 14 .2 recommended operating conditions ................................ ................................ ................................ ......................... 33 14.3 dc characteristics ................................ ................................ ................................ ................................ ...................... 34 14.3.1 current rating ................................ ................................ ................................ ................................ .............................. 34 14.3.2 pin characteristics ................................ ................................ ................................ ................................ ....................... 38 14.4 ac characteristics ................................ ................................ ................................ ................................ ....................... 40 14.4.1 main clock input characteristics ................................ ................................ ................................ ................................ .. 40 14.4.2 sub clock input characteristics ................................ ................................ ................................ ................................ ... 41 14.4.3 built - in rc oscillation characteristics ................................ ................................ ................................ .......................... 42 14.4.4 internal clock timing ................................ ................................ ................................ ................................ ................... 42 14.4.5 operating conditions of pll ................................ ................................ ................................ ................................ ........ 43 14.4.6 reset input ................................ ................................ ................................ ................................ ................................ ... 43 14.4.7 power - o n reset timing ................................ ................................ ................................ ................................ ................ 44 14.4.8 usart timing ................................ ................................ ................................ ................................ ............................. 45 document number: 002 - 04712 rev.*a page 4 of 65 mb96620 series 14.4.9 external input timing ................................ ................................ ................................ ................................ ................... 47 14.4.10 i 2 c timing ................................ ................................ ................................ ................................ ................................ . 48 14.5 a/d conve rter ................................ ................................ ................................ ................................ .............................. 49 14.5.1 electrical characteristics for the a/d converter ................................ ................................ ................................ ........... 49 14.5.2 accuracy and setting of the a/d converter sampling time ................................ ................................ ......................... 50 14.5.3 definition of a/d converter terms ................................ ................................ ................................ ............................... 51 14.6 low voltage detection function characteristics ................................ ................................ ................................ ......... 53 14.7 flash memory write/erase characteristics ................................ ................................ ................................ ................. 55 15. example characteristics ................................ ................................ ................................ ................................ ................ 56 16. ordering information ................................ ................................ ................................ ................................ ...................... 59 17. pack age dimension ................................ ................................ ................................ ................................ ........................ 60 18. major changes ................................ ................................ ................................ ................................ ................................ 62 document history ................................ ................................ ................................ ................................ ................................ . 64 document number: 002 - 04712 rev.*a page 5 of 65 mb96620 series 1. p roduct l ineup features mb96 620 remark product type flash memory product subclock subclock can be set by software dual operation flash memory ram - 32.5kb + 32kb 4kb mb96f6 2 2 r, mb96f622a product options r: mcu with can a: mcu without can 64.5kb + 32kb 10kb mb96f6 2 3 r, mb96f623a 128.5kb + 32kb 10kb mb96f6 2 5 r, mb96f625a package lqfp - 64 fpt - 64p - m23/ m 24 dma 2ch usart 3 ch lin - usart 2/7/8 with automatic lin - header transmission/reception yes (only 1ch) lin - usart 2 with 16 byte rx - and tx - fifo no i 2 c 1ch i 2 c 0 8/10 - bit a/d converter 21 ch an 0 to 14/24/25/28 to 31 with data buffer no with range comparator yes with scan disable no with adc pulse detection no 16 - bit reload timer (rlt) 3ch rlt 1/ 3 /6 16 - bit free - running timer (frt) 4 ch frt 0 to 3 frt 2/3 does not have external clock input pin 16 - bit input capture unit (icu) 8 ch (2 channels for lin - usart) icu 0/1/4 to 7/9/10 (icu 9/10 for lin - usart) 16 - bit output compare unit (ocu) 6 ch ocu 0/1/4 to 7 8/16 - bit programmable pulse generator (ppg) 8 ch (16 - bit) / 16 ch (8 - bit) ppg 0/1/3/4/6/7/12/14 with timing point capture yes with start delay no with ramp no quadrature position/revolution counter (qprc) 2ch qprc 0/1 can interface 1ch can 2 32 message buffers external interrupts (int) 13 ch int 0/2/3/4/7 to 15 non - maskable interrupt (nmi) 1ch real time clock (rtc) 1ch i/o ports 50 (dual clock mode) 5 2 (single clock mode) clock calibration unit (cal) 1ch clock output function 2ch low voltage detection function yes low v oltage d etection f unction can be disabled by software hardware watchdog timer yes on - chip rc - oscillator yes on - chip debugger yes note: all signals of the peripheral function in each product cannot be allocated by limiting the pins of package. it is necessary to use the port relocate function of the g eneral i/o port according to your function use. document number: 002 - 04712 rev.*a page 6 of 65 mb96620 series 2. block diagram m d interru p t controller dm a contro ll er peripheral bus 1 (clkp1) peripheral bus 2 (clkp2) i 2 c 1ch i/o tim e r 3 f r t 3 icu 10 i/o tim e r 2 f r t 2 icu 9 i/o tim e r 1 f r t 1 icu 4/5/6/7 ocu 4 /5/6/7 i/o tim e r 0 f r t 0 icu 0/1 ocu 0 /1 16-bit reload timer 1/3/6 8/10-bit adc 21ch can interface 1ch usart 3ch pp g 8ch (16-bit) / 16ch (8-b i t) real t ime cloc k external interru p t 13ch q p r c 2ch vcc vss pp g 0, ppg1, p p g 3 , ppg4 o u t 0_r , o u t 1 _ r in0, in1 frck0 c peripheral bus bridg e peripheral bus bridg e 16 fx c o r e b u s ( cl kb ) tin1, tin3 t o t 1 , t o t3 sda 0 scl0 nmi_r boot rom m a r g o d h c t a w v ol t age regulator sin2, sin2_r, s in7_r, sin8 _ r sot2, s o t 2_r, sot7 _ r, sot8 _ r sck2, sck2_r, sck7_r, sck8 _ r w o t tx2 16fx cpu clock & mode cont r oller f la s h m e m o r y a ain0, ain1 bin0, bin1 zin0, zin1 t t g 0, tt g 1, tt g 4 to tt g 6 cko t 0_r, c k ot1, c k ot1 _ r ckotx1 x0, x 1 x 0 a, x 1a rstx pp g 6, ppg7, p p g 12, p p g 14 pp g 0_b, ppg1 _ b, pp g 3_b, p p g 4_b ppg6_b, ppg7 _ b, ppg12_b, p p g14_b t t g 7, tt g 12 to t t g 15 frck1 in4 to in7 o u t 4 t o o u t7 int8 to i nt15 int7_r, i nt9 _r to int11 _ r int0_r, i nt2 _ r , int4_r int3_r1 oc d debu g i / f adtg_r an28 to an31 an24, an25 an0 to an14 avrh avss avcc 3ch rx2 document number: 002 - 04712 rev.*a page 7 of 65 mb96620 series 3. pin assignment (top view) (fpt - 64p - m23/m24 ) *1: cmos input level only *2: cmos input level only for i 2 c *3: please set rom configuration block (rcb) to use the subclock. other than those above, general - purpose pins have only automotive input level. lqf p - 64 3 2 3 1 3 0 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 v c c c p02_5 / b i n0 / i n 1 / ttg1 / adt g _r p04_4 / sda0 / frck 0* 2 p04_5 / scl0 / frck 1* 2 p03_0 / a i n1 / i n 4 / ttg 4 / tt g 1 2 / an24 p03_1 / b i n1 / i n 5 / ttg 5 / tt g 1 3 / an25 p03_2 / i n t 10_r / r x 2* 1 p03_3 / t x 2 p03_4 / o u t 4 / an28 p03_5 / o u t 5 / an29 p03_6 / z i n1 / o u t 6 / a n 30 p03_7 / o u t 7 / an31 p06_0 / an0 / pp g 0 p06_1 / an1 / pp g 1 a v cc p01_0 / t i n1 / c k o t 1 / o u t 0_r p00_7 / i n t 15 p00_6 / i n t 14 p00_5 / i n t 1 3 / s i n8_r / pp g 1 4_ b* 1 p00_4 / i n t 1 2 / so t 8 _ r / p p g 12_b p00_3 / i n t 1 1 / sck8_ r / pp g 3_ b* 1 p00_2 / i n t 1 0 / s i n7_ r* 1 p 00_1 / i n t 9 / so t 7_r / pp g 1 _ b p00_0 / i n t 8 / sck7_r / pp g 0 _ b* 1 debu g i / f p17_ 0 m d p04_1 / x 1 a* 3 p04_0 / x 0 a* 3 vss p04_3 / i n 7 / tt g 7 / tt g 15 vss x 0 x 1 rst x p02_4 / a i n0 / i n 0 / t t g0 p02_ 3 p02_2 / z i n0 / pp g 1 4 / ck o t 0_r p02_ 1 p02_0 / pp g 1 2 / ck o t 1 _ r p01_7 / sck2_r / pp g 7 _ b* 1 p01_6 / s o t2_ r / pp g 6 _b p01_5 / s i n2_r / i n t7 _ r* 1 p01_4 / pp g 4_b p01_ 3 p 01_2 / i n t 1 1_r p01_1 / t o t1 / c k o t x1 / o u t1_r 4 9 5 0 5 1 5 2 5 3 5 4 5 5 5 6 5 7 5 8 5 9 6 0 6 1 6 2 6 3 6 4 a v ss a vr h p06_2 / an2 p06_3 / an3 / pp g 3 p06_4 / an4 / pp g 4 p06_5 / an5 p06_6 / an6 / pp g 6 p06_7 / an7 / pp g 7 p05_0 / an8 / s i n 2 / i n t 3_r 1* 1 p05_1 / an9 / s o t2 p05_2 / an10 / sck 2* 1 p05_3 / an 1 1 / t i n3 / w o t p05_4 / an12 / t o t3 / int2_r p05_5 / an13 / i nt 0_ r / n m i _ r p05_6 / an14 / i n t 4_ r p04_2 / i n 6 / i n t9 _r / t t g 6 / t t g 14 1 2 3 4 5 6 7 8 9 10 1 1 1 2 13 14 15 16 48 47 46 45 44 4 3 42 41 40 39 3 8 3 7 36 35 34 33 document number: 002 - 04712 rev.*a page 8 of 65 mb96620 series 4. pin description pin name feature description adtg_r adc relocated a/d converter trigger input pin ainn qprc quadrature position/revolution counter unit n input pin ann adc a/d converter channel n input pin avcc supply analog circuits power supply pin avrh adc a/d converter high reference voltage input pin avss supply analog circuits power supply pin binn qprc quadrature position/revolution counter unit n input pin c voltage regulator internally regulated power supply stabilization capacitor pin ckotn clock output function clock output function n output pin ckotn_r clock output function relocated clock output function n output pin ckotxn clock output function clock output function n inverted output pin debug i/f ocd on chip debugger input/output pin frckn free - running timer free - running timer n input pin inn icu input capture unit n input pin intn external interrupt external interrupt n input pin intn_r external interrupt relocated external interrupt n input pin intn_r1 external interrupt relocated external interrupt n input pin md core input pin for specifying the operating mode nmi_r external interrupt relocated non - maskable interrupt input pin outn ocu output compare unit n waveform output pin outn_r ocu relocated output compare unit n waveform output pin pnn_m gpio general purpose i/o pin ppgn ppg programmable pulse generator n output pin (16bit/8bit) ppgn_b ppg programmable pulse generator n output pin (16bit/8bit) rstx core reset input pin rxn can can interface n rx input pin sckn usart usart n serial clock input/output pin sckn_r usart relocated usart n serial clock input/output pin scln i 2 c i 2 c interface n clock i/o input/output pin sdan i 2 c i 2 c interface n serial data i/o input/output pin sinn usart usart n serial data input pin sinn_r usart relocated usart n serial data input pin sotn usart usart n serial data output pin sotn_r usart relocated usart n serial data output pin tinn reload timer reload timer n event input pin totn reload timer reload timer n output pin ttgn ppg programmable pulse generator n trigger input pin txn can can interface n tx output pin vcc supply power supply pin vss supply power supply pin document number: 002 - 04712 rev.*a page 9 of 65 mb96620 series pin name feature description wot rtc real time clock output pin x0 clock oscillator input pin x0a clock subclock oscillator input pin x1 clock oscillator output pin x1a clock subclock oscillator output pin zinn qprc quadrature position/revolution counter unit n input pin document number: 002 - 04712 rev.*a page 10 of 65 mb96620 series 5. pin circuit type pin no. i/o circuit type * pin name 1 supply avss 2 g avrh 3 k p06_2 / an2 4 k p06_3 / an3 / ppg3 5 k p06_4 / an4 / ppg4 6 k p06_5 / an5 7 k p06_6 / an6 / ppg6 8 k p06_7 / an7 / ppg7 9 i p05_0 / an8 / sin2 / int3_r1 10 k p05_1 / an9 / sot2 11 i p05_2 / an10 / sck2 12 k p05_3 / an11 / tin3 / wot 13 k p05_4 / an12 / tot3 / int2_r 14 k p05_5 / an13 / int0_r / nmi_r 15 k p05_6 / an14 / int4_r 16 h p04_2 / in6 / int9_r / ttg6 / ttg14 17 h p04_3 / in7 / ttg7 / ttg15 18 supply vss 19 b p04_0 / x0a 20 b p04_1 / x1a 21 c md 22 h p17_0 23 o debug i/f 24 m p00_0 / int8 / sck7_r / ppg0_b 25 h p00_1 / int9 / sot7_r / ppg1_b 26 m p00_2 / int10 / sin7_r 27 m p00_3 / int11 / sck8_r / ppg3_b 28 h p00_4 / int12 / sot8_r / ppg12_b 29 m p00_5 / int13 / sin8_r / ppg14_b 30 h p00_6 / int14 31 h p00_7 / int15 32 h p01_0 / tin1 / ckot1 / out0_r document number: 002 - 04712 rev.*a page 11 of 65 mb96620 series pin no. i/o circuit type * pin name 33 n p04_5 / scl0 34 o debug i/f 35 h p17_0 36 c md 37 a x0 38 a x1 39 supply vss 40 b p04_0 / x0a 41 b p04_1 / x1a 42 c rstx 43 j p11_7 / seg3 / in0_r 44 j p11_0 / com0 45 j p11_1 / com1 / ppg0_r 46 j p11_2 / com2 / ppg1_r 47 j p11_3 / com3 / ppg2_r 48 j p12_0 / seg4 / in1_r 49 j p12_1 / seg5 / tin1_r / ppg0_b 50 j p12_2 / seg6 / tot1_r / ppg1_b 51 j p12_4 / seg8 52 j p12_5 / seg9 / tin2_r / ppg2_b 53 j p12_6 / seg10 / tot2_r / ppg3_b 54 j p12_7 / seg11 / int1_r 55 j p01_1 / seg21 / ckot1 56 j p01_3 / seg23 57 l p03_0 / seg36 / v0 58 l p03_1 / seg37 / v1 59 l p03_2 / seg38 / v2 60 l p03_3 / seg39 / v3 61 m p03_4 / rx0 / int4 62 h p03_5 / tx0 63 h p03_6 / int0 / nmi 64 supply vcc *: see i/o circuit type for details on the i/o circuit types. document number: 002 - 04712 rev.*a page 12 of 65 mb96620 series 6. i/o circuit type type circuit remarks a high - speed oscillation circuit: ? programmable between oscillation mode (external crystal or resonator connected to x0/x1 pins) and fast external clock input (fci) mode (external clock connected to x0 pin) ? feedback resistor = approx. 1.0 m ? ? the amplitude : 1.8v 0.15v to operate by the internal supply voltage r fci x out 0 1 x1 x0 f c i or o sc d i sab l e document number: 002 - 04712 rev.*a page 13 of 65 mb96620 series type circuit remarks b low - speed oscillation circuit shared with gpio functionality: ? feedback resistor = approx. 5.0 m ? ? gpio functionality selectable (cmos level output (i ol = 4ma, i oh = - 4ma), automotive input with input shutdown function and p rogrammable pull - up resistor) c cmos hysteresis input pin r fci x out 0 1 pout r nout automotive input fci or osc disable standby control for input shutdown standby control for input shutdown automotive input x1a x0a r p-ch p-ch n-ch pull-up control pull-up control pout nout p-ch p-ch n-ch document number: 002 - 04712 rev.*a page 14 of 65 mb96620 series type circuit remarks f power supply input protection circuit g ? a/d converter ref+ (avrh) power supply input pin with protection circuit ? without protection circuit against v cc for pins avrh h ? cmos level output (i ol = 4ma, i oh = - 4ma) ? automotive input with input shutdown function ? programmable pull - up resistor i ? cmos level output (i ol = 4ma, i oh = - 4ma) ? cmos hysteresis input with input shutdown function ? programmable pull - up resistor ? analog input p-ch n-ch p-ch n-ch standby control for input shutdown automotive input r pull-up control pout nout p-ch p-ch n-ch standby control for input shutdown r pull-up control pout nout p-ch p-ch n-ch analog input hysteresis input document number: 002 - 04712 rev.*a page 15 of 65 mb96620 series type circuit remarks k ? cmos level output (i ol = 4ma, i oh = - 4ma) ? automotive input with input shutdown function ? programmable pull - up resistor ? analog input m ? cmos level output (i ol = 4ma, i oh = - 4ma) ? cmos h ysteresis input with input shutdown function ? programmable pull - up resistor n ? cmos level output (i ol = 3ma, i oh = - 3ma) ? cmos hysteresis input with input shutdown function ? programmable pull - up resistor *: n - channel transistor has slew rate control according to i 2 c spec, irrespective of usage. standby control for input shutdown r pull-up control pout nout p-ch p-ch n-ch analog input automotive input standby control for input shutdown h y s t e r e s i s in put r pull-up control pout nout p-ch p-ch n-ch standby control for input shutdown h y s t e r e s i s in put r pull-up control pout nout* p-ch p-ch n-ch document number: 002 - 04712 rev.*a page 16 of 65 mb96620 series type circuit remarks o ? open - drain i/o ? output 25ma, vcc = 2.7v ? ttl input standby control for input shutdown t t l input r nout n-ch document number: 002 - 04712 rev.*a page 17 of 65 mb96620 series 7. memory map *1: for details about user rom area, see user rom memory map for flash devices on the following pages. *2: for ramstart addresses, see the table on the next page. *3: unused gpr banks can be used as ram area . gpr: general - purpose register the dma area is only available if the device contains the corresponding resource. the available ram and rom area depends on the device. ff:ffff h de:0000 h dd:ffff h 10:0000 h 0f:c000 h 0e:9000 h 01:0000 h 00:8000 h rams t a r t0* 2 00:0c00 h 00:0380 h 00:0180 h 00:0100 h 00:00f0 h 00:0000 h gpr* 3 dm a reserved peripheral reserved user rom* 1 reserved boot-rom peripheral rom/ram mirror internal ram bank0 peripheral reserved document number: 002 - 04712 rev.*a page 18 of 65 mb96620 series 8. rams tart addresses devices bank 0 ram size ramstart0 mb96f622 4kb 00:7200 h mb96f623 mb96f625 10kb 00:5a00 h document number: 002 - 04712 rev.*a page 19 of 65 mb96620 series 9. u ser rom memory map for flash devices *: physical address area of sas - 512b is from df:0000 h to df:01ff h . others (from df:0200 h to df:1fff h ) is m irror area of sas - 512b. sector sas contains the rom configuration block rcba at cpu address df:0000 h - df:01ff h . sas can not be used for e 2 prom emulation. mb96f622 mb96f623 mb96f625 flash size flash size 32.5kb + 32kb 64.5kb + 32kb 128.5kb + 32kb ff:ffff h 3f:ffff h ff:8000 h 3f:8000 h ff:7fff h 3f:7fff h ff:0000 h 3f:0000 h fe:ffff h 3e:ffff h fe:0000 h 3e:0000 h fd:ffff h bank a of flash a sas - 512b* reserved reserved sa2 - 8kb sa1 - 8kb sa4 - 8kb sa3 - 8kb sa38 - 64kb sa39 - 64kb cpu mode address flash memory mode address reserved sa4 - 8kb sa3 - 8kb sa2 - 8kb sa1 - 8kb sas - 512b* reserved sa4 - 8kb sa3 - 8kb reserved reserved sa39 - 32kb sa39 - 64kb bank b of flash a bank a of flash a sas - 512b* sa2 - 8kb sa1 - 8kb flash size df:a000 h df:9fff h 1f:9fff h df:8000 h 1f:8000 h df:7fff h 1f:7fff h df:6000 h 1f:6000 h df:5fff h 1f:5fff h df:4000 h 1f:4000 h df:3fff h 1f:3fff h df:2000 h 1f:2000 h df:1fff h 1f:1fff h df:0000 h 1f:0000 h de:ffff h de:0000 h document number: 002 - 04712 rev.*a page 20 of 65 mb96620 series 10. serial programming communication interface usart pins for flash serial programming (md = 0, debu g i/f = 0, serial communication mode ) mb96 620 pin number usart number normal function 9 usart2 sin2 10 sot2 11 sck2 26 usart7 sin7_r 25 sot7_r 24 sck7_r 29 usart8 sin8_r 28 sot8_r 27 sck8_r document number: 002 - 04712 rev.*a page 21 of 65 mb96620 series 11. interrupt vector table vector number offset in vector table vector name cleared by dma index in icr to program description 0 3fc h callv0 no - callv instruction 1 3f8 h callv1 no - callv instruction 2 3f4 h callv2 no - callv instruction 3 3f0 h callv3 no - callv instruction 4 3ec h callv4 no - callv instruction 5 3e8 h callv5 no - callv instruction 6 3e4 h callv6 no - callv instruction 7 3e0 h callv7 no - callv instruction 8 3dc h reset no - reset vector 9 3d8 h int9 no - int9 instruction 10 3d4 h exception no - undefined instruction execution 11 3d0 h nmi no - non - maskable interrupt 12 3cc h dly no 12 delayed interrupt 13 3c8 h rc_timer no 13 rc clock timer 14 3c4 h mc_timer no 14 main clock timer 15 3c0 h sc_timer no 15 sub clock timer 16 3bc h lvdi no 16 low voltage detector 17 3b8 h extint0 yes 17 external interrupt 0 18 3b4 h - - 18 reserved 19 3b0 h extint2 yes 19 external interrupt 2 20 3ac h extint3 yes 20 external interrupt 3 21 3a8 h extint4 yes 21 external interrupt 4 22 3a4 h - - 22 reserved 23 3a0 h - - 23 reserved 24 39c h extint7 yes 24 external interrupt 7 25 398 h extint8 yes 25 external interrupt 8 26 394 h extint9 yes 26 external interrupt 9 27 390 h extint10 yes 27 external interrupt 10 28 38c h extint11 yes 28 external interrupt 11 29 388 h extint12 yes 29 external interrupt 12 30 384 h extint13 yes 30 external interrupt 13 31 380 h extint14 yes 31 external interrupt 14 32 37c h extint15 yes 32 external interrupt 15 33 378 h - - 33 reserved 34 374 h - - 34 reserved 35 370 h can2 no 35 can controller 2 36 36c h - - 36 reserved 37 368 h - - 37 reserved 38 364 h ppg0 yes 38 programmable pulse generator 0 39 360 h ppg1 yes 39 programmable pulse generator 1 document number: 002 - 04712 rev.*a page 22 of 65 mb96620 series vector number offset in vector table vector name cleared by dma index in icr to program description 40 35c h - - 40 reserved 41 358 h ppg3 yes 41 programmable pulse generator 3 42 354 h ppg4 yes 42 programmable pulse generator 4 43 350 h - - 43 reserved 44 34c h ppg6 yes 44 programmable pulse generator 6 45 348 h ppg7 yes 45 programmable pulse generator 7 46 344 h - - 46 reserved 47 340 h - - 47 reserved 48 33c h - - 48 reserved 49 338 h - - 49 reserved 50 334 h ppg12 yes 50 programmable pulse generator 12 51 330 h - - 51 reserved 52 32c h ppg14 yes 52 programmable pulse generator 14 53 328 h - - 53 reserved 54 324 h - - 54 reserved 55 320 h - - 55 reserved 56 31c h - - 56 reserved 57 318 h - - 57 reserved 58 314 h - - 58 reserved 59 310 h rlt1 yes 59 reload timer 1 60 30c h - - 60 reserved 61 308 h rlt3 yes 61 reload timer 3 62 304 h - - 62 reserved 63 300 h - - 63 reserved 64 2fc h rlt6 yes 64 reload timer 6 65 2f8 h icu0 yes 65 input capture unit 0 66 2f4 h icu1 yes 66 input capture unit 1 67 2f0 h - - 67 reserved 68 2ec h - - 68 reserved 69 2e8 h icu4 yes 69 input capture unit 4 70 2e4 h icu5 yes 70 input capture unit 5 71 2e0 h icu6 yes 71 input capture unit 6 72 2dc h icu7 yes 72 input capture unit 7 73 2d8 h - - 73 reserved 74 2d4 h icu9 yes 74 input capture unit 9 75 2d0 h icu10 yes 75 input capture unit 10 76 2cc h - - 76 reserved 77 2c8 h ocu0 yes 77 output compare unit 0 78 2c4 h ocu1 yes 78 output compare unit 1 79 2c0 h - - 79 reserved 80 2bc h - - 80 reserved document number: 002 - 04712 rev.*a page 23 of 65 mb96620 series vector number offset in vector table vector name cleared by dma index in icr to program description 81 2b8 h ocu4 yes 81 output compare unit 4 82 2b4 h ocu5 yes 82 output compare unit 5 83 2b0 h ocu6 yes 83 output compare unit 6 84 2ac h ocu7 yes 84 output compare unit 7 85 2a8 h - - 85 reserved 86 2a4 h - - 86 reserved 87 2a0 h - - 87 reserved 88 29c h - - 88 reserved 89 298 h frt0 yes 89 free - running timer 0 90 294 h frt1 yes 90 free - running timer 1 91 290 h frt2 yes 91 free - running timer 2 92 28c h frt3 yes 92 free - running timer 3 93 288 h rtc0 no 93 real time clock 94 284 h cal0 no 94 clock calibration unit 95 280 h - - 95 reserved 96 27c h iic0 yes 96 i 2 c interface 0 97 278 h - - 97 reserved 98 274 h adc0 yes 98 a/d converter 0 99 270 h - - 99 reserved 100 26c h - - 100 reserved 101 268 h - - 101 reserved 102 264 h - - 102 reserved 103 260 h - - 103 reserved 104 25c h - - 104 reserved 105 258 h linr2 yes 105 lin usart 2 rx 106 254 h lint2 yes 106 lin usart 2 tx 107 250 h - - 107 reserved 108 24c h - - 108 reserved 109 248 h - - 109 reserved 110 244 h - - 110 reserved 111 240 h - - 111 reserved 112 23c h - - 112 reserved 113 238 h - - 113 reserved 114 234 h - - 114 reserved 115 230 h linr7 yes 115 lin usart 7 rx 116 22c h lint7 yes 116 lin usart 7 tx 117 228 h linr8 yes 117 lin usart 8 rx 118 224 h lint8 yes 118 lin usart 8 tx 119 220 h - - 119 reserved 120 21c h - - 120 reserved 121 218 h - - 121 reserved 122 214 h - - 122 reserved document number: 002 - 04712 rev.*a page 24 of 65 mb96620 series vector number offset in vector table vector name cleared by dma index in icr to program description 123 210 h - - 123 reserved 124 20c h - - 124 reserved 125 208 h - - 125 reserved 126 204 h - - 126 reserved 127 200 h - - 127 reserved 128 1fc h - - 128 reserved 129 1f8 h - - 129 reserved 130 1f4 h - - 130 reserved 131 1f0 h - - 131 reserved 132 1ec h - - 132 reserved 133 1e8 h flasha yes 133 flash memory a interrupt 134 1e4 h - - 134 reserved 135 1e0 h - - 135 reserved 136 1dc h - - 136 reserved 137 1d8 h qprc0 yes 137 quad position/revolution counter 0 138 1d4 h qprc1 yes 138 quad position/revolution counter 1 139 1d0 h adcrc0 no 139 a/d converter 0 - range comparator 140 1cc h - - 140 reserved 141 1c8 h - - 141 reserved 142 1c4 h - - 142 reserved 143 1c0 h - - 143 reserved document number: 002 - 04712 rev.*a page 25 of 65 mb96620 series 12. handling precautions any semiconductor devices have inherently a certain rate of failure. the possibility of failure is greatly affected by the co nditions in which they are used (circuit conditions, environmental conditions, etc.). this page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your cypress semiconductor devices. 12.1 precautions for product design this section describes precautions when designing electronic equipment using semiconductor devices. ? absolute maximum ratings semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. do not exceed these ratings. ? recommended operating co nditions recommended operating conditions are normal operating ranges for the semiconductor device. all the device's electrical characteristics are warranted when operated within these ranges. always use semiconductor devices within the recommended operati ng conditions. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering applicat ion outside the listed conditions are advised to contact their sales representative beforehand. ? processing and protection of pins these precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/outpu t functions. 1. preventing over - voltage and over - current conditions exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the dev ice, and in extreme cases leads to permanent damage of the device. try to prevent such overvoltage or over - current conditions at the design stage. 2. protection of output pins shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows . such conditions if pres ent for extended periods of time can damage the device. therefore, avoid this type of connection. 3. handling of unused input pins unconnected input pins with very high impedance levels can adversely affect stability of operation. such pins should be connecte d through an appropriate resistance to a power supply pin or ground pin. ? latch - up semiconductor devices are constructed by the formation of p - type and n - type areas on a substrate. when subjected to abnormally high voltages, internal parasitic pnpn junction s (called thyristor structures) may be formed, causing large current levels in excess of several hundred ma to flow continuously at the power supply pin. this condition is called latch - up. caution: the occurrence of latch - up not only causes loss of reliabi lity in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. to prevent this from happening, do the following: 1. be sure that voltages applied to pins do not exceed the absolute maximum ratings. this should include attenti on to abnormal noise, surge levels, etc. 2. be sure that abnormal current flows do not occur during the power - on sequence. ? observance of safety regulations and standards most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. customers are requested to observe applicable regulations and standards in the design of products. ? fail - safe design any semiconductor devices have inherently a certain rate of failure. you must protect ag ainst injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over - current levels and other abnormal operating conditions. document number: 002 - 04712 rev.*a page 26 of 65 mb96620 series ? precautions relat ed to usage of devices cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). cautio n: customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (s uch as ae rospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, e tc.) are requested to consult with sales representatives before such use. the company will not be responsible for damages arising f rom such use without prior approval. 12.2 precautions for package mounting package mounting may be either lead insertion type or surface mount type. in either case, for heat resistance during solderin g, you should only mount under cypress 's recommended conditions. for detailed information about mount conditions, contact your sales representative. ? lead insertion type mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the boar d, or mounting by using a socket. direct mounting onto boards normally involves processes for inserting leads into through - holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. in this case, the soldering process usually cause s leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. mounting processes should conform to cypress recommended mounting conditions. if socket mounting is used, differences in surface treatment of the socket co ntacts and ic lead surfaces can lead to contact deterioration after long periods. for this reason it is recommended that the surface treatment of socket contacts and ic lead s be verified before mounting. ? surface mount type surface mount packaging has longe r and thinner leads than lead - insertion packaging, and therefore leads are more easily deformed or bent. the use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connec tions caused by deformed pins, or s horting due to solder bridges. you must use appropriate mounting techniques. cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. users are advised to mount packages in accordance with cypress ranking of recommended conditions. ? lead - free packaging caution: when ball grid array (bga) packages with sn - ag - cu balls are mounted using sn - pb eutectic soldering, junction strength may be reduced under some conditions of use. ? storage of semiconductor devi ces because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorpt ion of moisture. during mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, r educing moisture resistance and causing packages to crack. to prevent, do the following: 1. avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. store products in locations where temperature changes are slight. 2. use dry boxes for product storage. products should be stored below 70% relative humidity, and at temperatures between 5 c and 30 c . when you open dry package that recommends humidity 40% to 70% relative humidity. 3. when necessary, cypress packages semiconducto r devices in highly moisture - resistant aluminum laminate bags, with a silica gel desiccant. devices should be sealed in their aluminum laminate bags for storage. 4. avoid storing packages where they are exposed to corrosive gases or high levels of dust. ? baking packages that have absorbed moisture may be de - moisturized by baking (heat drying). follow the cypress recommended conditions for baking. condition: 125 c /24 h document number: 002 - 04712 rev.*a page 27 of 65 mb96620 series ? static electricity because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions: 1. maintain relative humidity in the working environment between 40% and 70%. use of an apparatus for ion generation may be needed to remove electricity. 2. electrically ground all conveyors, solde r vessels, soldering irons and peripheral equipment. 3. eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 m ). wearing of conductive clothing and shoes, use of conductive floor m ats and other measures to minimize shock loads is recommended. 4. ground all fixtures and instruments, or protect with anti - static measures. 5. avoid the use of styrofoam or other highly static - prone materials for storage of completed board assemblies. 12.3 precauti ons for use environment reliability of semiconductor devices depends on ambient temperature and other conditions as described above. for reliable performance, do the following: 1. humidity prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. if high humidity levels are anticipated, consider anti - humidity processing. 2. discharge of static electricity when high - voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. in such cases, u se anti - static measures or processing to prevent discharges. 3. corrosive gases, dust, or oil exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. if you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. 4. radiation, including cosmic radiation most devices are not designed for environments involving exposure to radiation or cosmic radiation. users should provide shielding as appropriate. 5. smoke, flame caution: plastic molded devices are flammable, and therefore should not be used near combustible substances. if devices begin to smoke or burn, there is danger of the release of toxic gases. customers considering the use of cypress products i n other special environmental conditions should consult with sales representatives. document number: 002 - 04712 rev.*a page 28 of 65 mb96620 series 13. handling devices special care is required for the following when handling the device: ? latch - up prevention ? unused pins handling ? external clock usage ? notes on pll clock mode operation ? power supply pins ( v cc /v ss ) ? crystal oscillator and ceramic resonator circuit ? turn on sequence of power supply to a/d converter and analog inputs ? pin handling when not using the a/d converter ? notes on power - on ? stabilization of power supply voltage ? serial communication ? mode pin (md) 13.1 latch - up prevention cmos ic chips may suffer latch - up under the following conditions: ? a voltage higher than v cc or lower than v ss is applied to an input or output pin. ? a voltage higher than the rated voltage is applied between v cc pins and v ss pins. ? the av cc power supply is applied before the v cc voltage. latch - up may increase the power supply current dramatically, causing thermal damages to the device. for the same reas on, extra care is required to not let the analog power - supply voltage (av cc , avrh) exceed the digital power - supply voltage. 13.2 unused pins handling unused input pins can be left open when the input is disabled (corresponding bit of port input enable register pier = 0). leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. to prevent latch - up, they must therefore be pulled up or pulled down through resistors which should be more than 2 k ? . unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull - up/pull - down resistor as described above. document number: 002 - 04712 rev.*a page 29 of 65 mb96620 series 13.3 external clock usage the permitted frequency range of an external clock depends on the oscillator type and configuration. see ac characteristics for detailed modes and frequency limits. single and opposite phase external clocks must be connected as follows: 13.3.1 single phase external clock for main oscillator when us ing a single phase external clock for the main oscillator, x0 pin must be driven and x1 pin left open. and supply 1.8v power to the external clock. 13.3.2 single phase external clock for sub oscillator when using a single phase external clock for the s ub oscillator, external clock mode must be selected and x0a/p04_0 pin must be driven. x1a/p04_1 pin can be configured as gpio. 13.3.3 opposite phase external clock when using an opposite phase external clock, x1 (x1a) pin s must be supplied with a clock signal w hich has the opposite phase to the x0 (x0a) pins. supply level on x0 and x1 pins must be 1.8v. 13.4 notes on pll clock mode operation if the m icrocont r oller is operated with pll clock mode and no external oscillator is operating or no e xternal clock is su pplied, the microcontroller attempts to work with the free oscillating pll. performance of this operation, however, cannot be guaranteed. 13.5 power supply pins ( v cc /v ss ) it is required that all v cc - level as well as all v ss - level power supply pins are at the sa me potential. if there is more than one v cc or v ss level, the device may operate incorrectly or be damaged even within the guaranteed operating range. v cc and v ss pins must be connected to the device from the power supply with lowest possible impedance. the smoothing capacitor at v cc pin must use the one of a capacit y value that is larger than cs. besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about 0. 1 ? f between v cc and v ss pins as close as possible to v cc and v ss pins. x0 x1 x0 x1 document number: 002 - 04712 rev.*a page 30 of 65 mb96620 series 13.6 crystal oscillator and ceramic resonator circuit noise at x0, x1 pins or x0a, x1a pins might cause abnormal operation. it is required to provide bypass capacitors with shortest possible distance to x0, x1 pins and x0a, x1a pins, cry stal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits. it is highly recommended to provide a printed circuit board art work surrounding x0, x1 pins and x0a, x1a pins with a ground area for stabilizing the operation. it is highly recommended to evaluate the quartz/mcu or resonator/mcu system at the quartz or resonator manufacturer, especial ly when using low - q resonators at higher frequencies. 13.7 turn on sequence of power supply to a/d converter and analog inputs it is required to turn the a/d converter power supply (av cc , avrh) and analog inputs (ann) on after turning the digital power supply (v cc ) on. it is also required to turn the digital power off aft er turning the a/d converter supply and analog inputs off. in this case, avrh must not exceed av cc . input voltage for ports shared with analog input ports also must not exceed av cc (turning the analog and digital power supplies simultaneously on or off is acceptable). 13.8 pin handling w hen not using the a/d converter if the a/d converter is not used, the power supply pins for a/d converter should be connected such as av cc = v cc , av ss = avrh = v ss . 13.9 notes on power - on to prevent malfunction of the internal volta ge regulator, supply voltage profile while turning the power supply on should be slower than 50 ? s from 0.2v to 2.7v. 13.10 stabilization of power supply voltage if the power supply voltage varies acutely even within the operation safety range of the v cc power supply voltage, a malfunction may occur. the v cc power supply voltage must therefore be stabilized. as stabilization guidelines, the power supply voltage must be stabilized in such a way that v cc ripple fluctuations (peak to peak value) in the comme rcial frequencies (5 0 hz to 6 0 hz) fall within 10% of the standard v cc power supply voltage and the transient fluctuation rate becomes 0.1v/ ? s or less in instantaneous fluctuation for power supply switching. 13.11 serial communication there is a possibility to rec eive wrong data due to noise or other causes on the serial communication. therefore, design a printed circuit board so as to avoid noise. consider receiving of wrong data when designing the system. for example apply a checksum and retransmit the data if an error occurs. 13.12 mode pin (md) connect the mode pin directly to v cc or v ss pin . to prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to v cc or v ss pin and pr ovide a low - impedance connection. document number: 002 - 04712 rev.*a page 31 of 65 mb96620 series 14. electrical characteristics 14.1 absolute maximum ratings parameter symbol condition rating unit remarks min max power supply voltage* 1 v cc - v ss - 0.3 v ss + 6.0 v analog power supply voltage* 1 av cc - v ss - 0.3 v ss + 6.0 v v cc = av cc * 2 analog reference voltage* 1 avrh - v ss - 0.3 v ss + 6.0 v av cc avrh, avrh av ss input voltage* 1 v i - v ss - 0.3 v ss + 6.0 v v i v cc + 0.3v* 3 output voltage* 1 v o - v ss - 0.3 v ss + 6.0 v v o v cc + 0.3v* 3 maximum clamp current i clamp - - 4.0 +4.0 ma applicable to general purpose i/o pins * 4 total maximum clamp current |i clamp | - - 17 ma applicable to general purpose i/o pins * 4 "l" level maximum output current i ol - - 15 ma "l" level average output current i olav - - 4 ma "l" level maximum overall output current i ol - - 42 ma "l" level average overall output current i olav - - 21 ma "h" level maximum output current i oh - - - 15 ma "h" level average output current i ohav - - - 4 ma "h" level maximum overall output current i oh - - - 42 ma "h" level average overall output current i ohav - - - 21 ma power consumption* 5 p d t a = +125c - 352 *6 mw operating ambient temperature t a - - 40 +125 *7 c storage temperature t stg - - 55 +150 c *1 : this parameter is based on v ss = av ss = 0v. *2 : av cc and v cc must be set to the same voltage. it is required that av cc does not exceed v cc and that the voltage at the analog inputs does not exceed av cc when the power is switched on. *3 : v i and v o should not exceed v cc + 0.3v. v i should also not exceed the specified ratings. however if the maximum current to/from an input is limited by some means with external components, the i clamp rating supersedes the v i rating. input/output voltages of standard ports depend on v cc . * 4 : a pplicable to all general purpose i/o pins (pnn_m) . ? use within recommended operating conditions. ? use at dc voltage (current) . ? the +b signal should always be applied a limiting resistance placed between the +b signal and the m icrocontroller . ? the v alue o f the limiting resistance should be set so that when the +b signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods. ? note that when the microcontroller drive current is low, such as in the power saving modes, the +b input potential may pass through the protective diode and increase the potential at the v cc pin, and this may affect other devices. ? n ote that if a +b signal is input when the microcontroller power supply is o ff (not fixed at 0v), the power supply is provided from the pins, so that incomplete operation may result. ? note that if the +b input is applied during power - on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power reset. document number: 002 - 04712 rev.*a page 32 of 65 mb96620 series ? the debug i/f pin has only a protective diode against v ss . hence it is only permitted to input a negative clamping current (4ma). for protection against positive input voltages, use an external clamping diode which li mits the input voltage to maximum 6. 0 v. ? sample recommended circuits: * 5 : the maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the pcb. the actual power dissipation depends on the customer application and can be calculated as follows: p d = p io + p int p io = (v ol ? i ol + v oh ? i oh ) (i / o load power dissipation, sum is performed on all i / o ports) p int = v cc ? (i cc + i a ) (internal power dissipation) i cc is the total core current consumption into v cc as described in the dc characteristics and depends on the selected operation mode and clock frequency and the usage of functions like flash programming. i a is the analog current consumption into a v cc . * 6 : worst case value for a package mounted on single layer pcb at specified t a without air flow. *7 : write/erase to a large sector in flash memory is warranted with ta + 105c. warning semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. do not exceed these ratings. v cc r +b input (0v to 16v) limiting resistance protective diode p-ch n-ch document number: 002 - 04712 rev.*a page 33 of 65 mb96620 series 14.2 recommended operating conditions ( v ss = av ss = 0v ) parameter symbol value unit remarks min typ max power supply voltage v cc , av cc 2.7 - 5.5 v 2.0 - 5.5 v maintains ram data in stop mode smoothing capacitor at c p in c s 0.5 1.0 to 3.9 4.7 ? ? cc must use the one of a capacity value that is larger than c s . warning the recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. all of the device's electrical characteristics are warranted when the device is operated within these ranges. always use semiconductor devices within their recommended operating condition ranges. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to co ntact their representatives beforehand. document number: 002 - 04712 rev.*a page 34 of 65 mb96620 series 14.3 dc characteristics 14.3.1 current r ating (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name conditions value unit remarks min typ max power supply current in run modes *1 i ccpll vcc pll run mode with clks1/2 = clkb = clkp1/2 = 32mhz flash 0 wait (clkrc and clksc stopped) - 25 - ma t a = + 25 c - - 34 ma t a = + 105 c - - 35 ma t a = + 1 2 5 c i ccmain main run mode with clks1/2 = clkb = clkp1/2 = 4mhz flash 0 wait (clkpll, clksc and clkrc stopped) - 3.5 - ma t a = + 25 c - - 7.5 ma t a = + 105 c - - 8.5 ma t a = + 1 2 5 c i ccrch rc run mode with clks1/2 = clkb = clkp1/2 = clkrc = 2mhz flash 0 wait (clkmc, clkpll and clksc stopped) - 1.7 - ma t a = + 25 c - - 5.5 ma t a = + 105 c - - 6.5 ma t a = + 1 2 5 c i ccrcl rc run mode with clks1/2 = clkb = clkp1/2 = clkrc = 100khz flash 0 wait (clkmc, clkpll and clksc stopped) - 0.15 - ma t a = + 25 c - - 3.2 ma t a = + 105 c - - 4.2 ma t a = + 1 2 5 c i ccsub sub run mode with clks1/2 = clkb = clkp1/2 = 32khz flash 0 wait (clkmc, clkpll and clkrc stopped) - 0.1 - ma t a = + 25 c - - 3 ma t a = + 105 c - - 4 ma t a = + 1 2 5 c document number: 002 - 04712 rev.*a page 35 of 65 mb96620 series parameter symbol pin name conditions value unit remarks min typ max power supply current in sleep modes * 1 i ccspll vcc pll sleep mode with clks1/2 = clkp1/2 = 32mhz (clkrc and clksc stopped) - 6.5 - ma t a = + 25 c - - 13 ma t a = + 105 c - - 14 ma t a = + 1 2 5 c i ccsmain main sleep mode with clks1/2 = clkp1/2 = 4mhz, smcr:lpmss = 0 (clkpll, clkrc and clksc stopped) - 0.9 - ma t a = + 25 c - - 4 ma t a = + 105 c - - 5 ma t a = + 1 2 5 c i ccsrch rc sleep mode with clks1/2 = clkp1/2 = clkrc = 2mhz, smcr:lpmss = 0 (clkmc, clkpll and clksc stopped) - 0.5 - ma t a = + 25 c - - 3.5 ma t a = + 105 c - - 4.5 ma t a = + 1 2 5 c i ccsrcl rc sleep mode with clks1/2 = clkp1/2 = clkrc = 100khz (clkmc, clkpll and clksc stopped) - 0.06 - ma t a = + 25 c - - 2.7 ma t a = + 105 c - - 3.7 ma t a = + 1 2 5 c i ccssub sub sleep mode with clks1/2 = clkp1/2 = 32khz, (clkmc, clkpll and clkrc stopped) - 0.04 - ma t a = + 25 c - - 2.5 ma t a = + 105 c - - 3.5 ma t a = + 1 2 5 c document number: 002 - 04712 rev.*a page 36 of 65 mb96620 series parameter symbol pin name conditions value unit remarks min typ max power supply current in timer modes * 2 i cctpll vcc pll timer mode with clkp ll = 32mhz (clkrc and clksc stopped) - 1800 2245 ? a t a = + 25 c - - 3165 ? a t a = + 105 c - - 3975 ? a t a = + 1 2 5 c i cctmain main timer mode with clkmc = 4mhz, smcr:lpmss = 0 (clkpll, clkrc and clksc stopped) - 285 325 ? a t a = + 25 c - - 1085 ? a t a = + 105 c - - 1930 ? a t a = + 1 2 5 c i cctrch rc timer mode with clkrc = 2mhz, smcr:lpmss = 0 (clkpll, clkmc and clksc stopped) - 160 210 ? a t a = + 25 c - - 1025 ? a t a = + 105 c - - 1840 ? a t a = + 1 2 5 c i cctrcl rc timer mode with clkrc = 100khz (clkpll, clkmc and clksc stopped) - 35 75 ? a t a = + 25 c - - 855 ? a t a = + 105 c - - 1640 ? a t a = + 1 2 5 c i cctsub sub timer mode with clksc = 32khz (clkmc, clkpll and clkrc stopped) - 25 65 ? a t a = + 25 c - - 830 ? a t a = + 105 c - - 1620 ? a t a = + 1 2 5 c document number: 002 - 04712 rev.*a page 37 of 65 mb96620 series parameter symbol pin name conditions value unit remarks min typ max power supply current in stop mode *3 i cch vcc - - 20 55 ? a t a = + 25 c - - 825 ? a t a = + 105 c - - 1615 ? a ? t a = + 1 2 5 c flash power down current i cc flashpd - - 36 70 ? a ? power supply current for active low voltage detector* 4 i cclvd low voltage detector enabled - 5 - ? a ? t a = + 25 c - - 12.5 ? a ? t a = + 1 2 5 c flash write/ erase current* 5 i ccflash - - 12.5 - ma ? t a = + 25 c - - 20 ma ? t a = + 1 2 5 c * 1 : the power supply current is measured with a 4mhz external clock connected to the main oscillator and a 32khz external clock connected to the sub oscillator. see chapter standby mode and voltage regulator control circuit of the hardware manual for further details about voltage regulator control. current for "on c hip debugger" part is not included. pow er supply current in run mode does not include flash write / erase current. * 2 : the power supply current in t imer mode is the value when f lash is in power - down / reset mode . when flash is not in power - down / reset mode, i ccflashpd must be added to the power supply current. the power supply current is measured with a 4mhz external clock connected to the main oscillator and a 32khz exter nal clock connected to the sub oscillator. the c urrent for "on chip debugger" part is not included. * 3 : the power supply current in stop mode is the value when flash is in power - down / reset mode . when flash is not in power - down / reset mode , i ccflashpd must be added to the power supply current. * 4 : when low voltage detector is enabled, i cclvd must be added to power supply current. * 5 : when flash w rite / erase program is executed , i ccflash must be added to power supply current. document number: 002 - 04712 rev.*a page 38 of 65 mb96620 series 14.3.2 pin c haracteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin n ame conditions value unit remarks min typ max "h" level input voltage v ih port inputs pnn_m - v cc ? cc + 0.3 v cmos hysteresis input - v cc ? cc + 0.3 v automotive hysteresis input v ihx0s x0 external clock in " fast clock input mode " v d ? ihx0as x0a external clock in " oscillation mode " v cc ? cc + 0.3 v v ihr rstx - v cc ? cc + 0.3 v cmos hysteresis input v ihm md - v cc - 0.3 - v cc + 0.3 v cmos hysteresis input v ihd debug i/f - 2.0 - v cc + 0.3 v ttl input " l " level input voltage v il port inputs pnn_m - v ss - 0.3 - v cc ? ss - 0.3 - v cc ? ilx0s x0 external clock in " fast clock input mode " v ss - v d ? ilx0as x0a external clock in " oscillation mode " v ss - 0.3 - v cc ? ilr rstx - v ss - 0.3 - v cc ? ilm md - v ss - 0.3 - v ss + 0.3 v cmos hysteresis input v ild debug i/f - v ss - 0.3 - 0.8 v ttl input document number: 002 - 04712 rev.*a page 39 of 65 mb96620 series parameter symbol pin name conditions value unit remarks min typ max "h" level output voltage v oh4 4ma type 4.5v v cc 5.5v i oh = - 4ma v cc - 0.5 - v cc v 2.7v v cc < 4.5v i oh = - 1.5ma v oh3 3ma type 4.5v v cc 5.5v i oh = - 3ma v cc - 0.5 - v cc v 2.7v v cc < 4.5v i oh = - 1.5ma "l" level output voltage v ol4 4ma type 4.5v v cc 5.5v i ol = +4ma - - 0.4 v 2.7v v cc < 4.5v i ol = +1.7ma v ol3 3ma type 2.7v v cc < 5.5v i ol = +3ma - - 0.4 v v old debug i/f v cc = 2.7v i ol = +25ma 0 - 0.25 v input leak current i il pnn_m v ss < v i < v cc av ss < v i < a v cc , avrh - 1 - + 1 ? a pull - up resistance v alue r pu pnn_m v cc = 5.0v 10% 25 50 100 k ? input capacitance c in other than c, vcc, vss, avcc, avss, avrh - - 5 15 pf document number: 002 - 04712 rev.*a page 40 of 65 mb96620 series 14.4 ac characteristics 14.4.1 main clock input characteristics (v cc = av cc = 2.7v to 5.5v, vd=1.8v0.15v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name value unit remarks min typ max input frequency f c x0, x1 4 - 8 mhz when using a crystal oscillator, pll off - - 8 mhz when using an opposite phase external clock, pll off 4 - 8 mhz when using a crystal oscillator or opposite phase external clock, pll on input frequency f fci x0 - - 8 mhz when using a single phase external clock in fast clock input mode, pll off clock in fast clock input mode, pll on cylh - 1 25 - - ns input clock pulse width p wh , p wl - 55 - - ns document number: 002 - 04712 rev.*a page 41 of 65 mb96620 series 14.4.2 sub clock input characteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name conditions value unit remarks min typ max input frequency f cl x0a, x1a - - 32.768 - khz when using an oscillation circuit - - - 100 khz when using an opposite phase external clock x0a - - - 50 khz when using a single phase external clock input clock cycle t cyll - - 10 - - ? wh /t cyll , p wl /t cyll 30 - 70 % document number: 002 - 04712 rev.*a page 42 of 65 mb96620 series 14.4.3 built - in r c oscillation characteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol value unit remarks min typ max clock frequency f rc 50 100 200 khz when using slow frequency of rc oscillator 1 2 4 mhz when using fast frequency of rc oscillator rc clock stabilization time t rcstab 80 160 320 ? ? 14.4.4 internal clock timing (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol value unit min max internal system clock frequency (clks1 and clks2) f clks1 , f clks2 - 54 mhz internal cpu clock frequency (clkb), internal peripheral clock frequency (clkp1) f clkb , f clkp1 - 32 mh z internal peripheral clock frequency (clkp2) f clkp2 - 32 mh z document number: 002 - 04712 rev.*a page 43 of 65 mb96620 series 14.4.5 operating conditions of pll (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time t lock 1 - 4 ms for clkmc = 4mhz pll input clock frequency f plli 4 - 8 mhz pll oscillation clock frequency f clkvco 56 - 108 mhz permitted vco output frequency of pll (clkvco) pll phase jitter t pskew - 5 - +5 ns for clkmc (pll input clock) 14.4.6 reset input (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name value unit min max reset input time t rstl rstx 10 - ? ? rstx 0.2v cc 0.2v cc t rstl document number: 002 - 04712 rev.*a page 44 of 65 mb96620 series 14.4.7 power - on reset timing (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name value unit min typ max power on rise time t r vcc 0.05 - 30 ms power off time t off vcc 1 - - ms document number: 002 - 04712 rev.*a page 45 of 65 mb96620 series 14.4.8 usart timing (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c , c l =50pf ) parameter symbo l pin name conditions 4.5v ? v cc ?? 5. 5v 2.7 v ? v cc ? 4.5v unit min max min max serial clock cycle time t scyc sckn internal shift clock mode 4 t clkp1 - 4 t clkp1 - ns sck ? ? slovi sck n , sot n - 20 + 20 - 30 + 30 ns sot ? ? ovshi sck n , sot n n ? clkp1 C * - n ? clkp1 C * - ns sin ? ? ivshi sck n , sin n t clkp1 + 45 - t clkp1 + 55 - ns sck ? ? shixi sck n , sin n 0 - 0 - ns serial clock " l" pulse width t slsh sck n external shift clock mode t clkp1 + 10 - t clkp1 + 10 - ns serial clock " h" pulse width t shsl sck n t clkp1 + 10 - t clkp1 + 10 - ns sck ? ? slove sck n , sot n - 2 t clkp1 + 45 - 2 t clkp1 + 55 ns sin ? ? ivshe sck n , sin n t clkp1 /2 + 10 - t clkp1 /2 + 10 - ns sck ? ? shixe sck n , sin n t clkp1 + 10 - t clkp1 + 10 - ns sck fall time t f sck n - 20 - 20 ns sck rise time t r sck n - 20 - 20 ns notes: ? ac characteristic in clk synchronized mode. ? c l is the load capacity value of pins when testing. ? depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. these parameters are shown in mb96 6 0 0 series hardware manual . ? t clkp1 indicates the peripheral clock 1 (clkp1), unit: ns ? these characteristics only guarantee the same relocate port number. ?? for example, the combination of sckn and sotn_r is not guaranteed. *: parameter n depends on t scyc and can be calculated as follows: ? i f t scyc = 2 ? k ? t clkp1 , then n = k, where k is an integer > 2 ? i f t scyc = (2 ? k + 1) ? t clkp1 , then n = k + 1, where k is an integer > 1 examples: t scyc n 4 ? clkp1 2 5 ? clkp1 , 6 ? clkp1 3 7 ? clkp1 , 8 ? clkp1 4 document number: 002 - 04712 rev.*a page 46 of 65 mb96620 series t scyc v ol v ol v oh v oh v ih v ih v il v il t slovi t ivshi t shixi v ol sck sot sin internal shift clock mode t ovshi t slsh v ih v ih v ih v ih v il v ih v il v il v il v ol v oh t slove t r t shixe t ivshe t f sck sot sin t shsl external shift clock mode document number: 002 - 04712 rev.*a page 47 of 65 mb96620 series 14.4.9 external input timing (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name value unit remarks min max input pulse width t inh , t inl pnn_m 2 t clkp1 +200 (t clkp1 = 1/f clkp1 )* - ns general purpose i/o adtg_r a/d converter trigger input tinn reload timer ttgn ppg trigger input frckn free - running timer input clock i nn input capture ainn, binn, zinn quadrature p osition/ r evolution c ounter intn, intn_r, intn_r1 200 - ns external interrupt nmi_r non - maskable interrupt *: t clkp1 indicates the peripheral clock1 (clkp1) cycle time except stop when in stop mode. v ih v il t inl t inh v il external input timing v ih document number: 002 - 04712 rev.*a page 48 of 65 mb96620 series 14.4.10 i 2 c timing (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol conditions typical mode high - speed mode * 4 unit min max min max scl clock frequency f scl c l = 50pf, r = (vp/i ol ) * 1 0 100 0 400 khz (repeated) start condition hold time sda ? ? ? hdsta 4.0 - 0.6 - ? low 4.7 - 1.3 - ? high 4.0 - 0.6 - ? ? ? ? susta 4.7 - 0.6 - ? ? ? ? ? hddat 0 3.45 * 2 0 0.9 * 3 ? ? ? ? ? sudat 250 - 100 - ns stop condition setup time scl ? ? ? susto 4.0 - 0.6 - ? bus 4.7 - 1.3 - ? sp - 0 (1 - 1.5) ?? clkp1 * 5 0 (1 - 1.5) ?? clkp1 * 5 ns *1 : r and c l represent the pull - up resistance and load capacitance of the s cl and sda lines, respectively. vp indicates the power supply voltage of the pull - up resistance and i ol indicates v ol guaranteed current. *2 : the maximum t hddat only has to be met if the dev ice does not extend the "l" width (t low ) of the scl signal. *3 : a high - speed mode i 2 c bus device can be used on a standard mode i 2 c bus system as long as the device satisfies the requirement of "t sudat 25 0 ns". *4 : for use at over 100khz, set the peripheral clock1 (clkp1) to at least 6mhz. *5 : t clkp1 indicates the peripheral clock1 (clkp1) cycle time. s da s c l t h d s t a t low t h ddat t s u dat t h i gh t s u s t a t h d s t a t s p t b us t s u s to document number: 002 - 04712 rev.*a page 49 of 65 mb96620 series 14.5 a/d converter 14.5.1 electrical c haracteristics for the a/d converter (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol pin name value unit remarks min typ max resolution - - - - 10 bit total error - - - 3.0 - + 3.0 lsb nonlinearity error - - - 2.5 - + 2.5 lsb differential nonlinearity error - - - 1.9 - + 1.9 lsb zero transition voltage v ot ann typ - 20 av ss + 0.5lsb typ + 20 mv full scale transition voltage v fst ann typ - 20 avrh - 1.5lsb typ + 20 mv compare time * - - 1.0 - 5.0 ? 4.5v v cc 5.5v ? v v cc ? * - - 0.5 - - ? 4.5v v cc 5.5v ? v v cc ? a av cc - 2.0 3.1 ma a/d converter active i ah - - 3.3 ? ss ) i r avrh - 520 810 ? rh - - 1.0 ? vin an8, 9, 12, 13 - - 15.5 pf normal outputs an16 to 23 - - 17.4 pf high current outputs analog impedance r vin ann - - 1450 ? 4.5v av cc 5.5v ? 2.7v av cc < 4.5v analog port input current (during conversion) i ain an8, 9, 12, 13 - 1 .0 - + 1 .0 ? ? ss ?? ain ? cc , avrh an16 to 23 - 3 .0 - + 3 .0 ? ? ain ann av ss - avrh v reference voltage range - avrh av cc - 0.1 - av cc v variation between channels - ann - - 4.0 lsb *: time for each channel. document number: 002 - 04712 rev.*a page 50 of 65 mb96620 series 14.5.2 accuracy and s etting of the a/d converter s ampling t ime if the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the a/d conversion precision. to satisfy the a/d conversion precision, a sufficient sampling time must be selected. the required sampling time (tsamp) depends on the external driving impedance r ext , the board capacitance of the a/d conv erter input pin c ext and the av cc voltage level. the following replacement model can be used for the calculation: r ext : e xternal driving impedance c ext : capacitance of pcb at a/d converter input c vin : analog input capacity (i/o, analog switch and adc are contained) r vin : analog input impedance (i/o, analog switch and adc are contained) the following approximation formula for the replacement model above can be used: tsamp = 7.62 (rext cext + (rext + r vin ) c vin ) ? do not select a sampling time below the absolute minimum permitted value . (0.5 ? s for 4.5v av cc 5.5v , 1. 2 ? s for 2.7 v av cc < 4.5v) ? if the sampling time cannot be sufficient, connect a capacitor of about 0. 1 ? f to the analog input pin. ? a big external driving impedance also adversely affec ts the a/d conversion precision due to the pin input leakage current iil (static current before the sampling switch) or the analog input leakage current iain (total leakage current of pin input and comparator during sampling). the effect of the pin input l eakage current iil cannot be compensated by an external capacitor. ? the accuracy gets worse as |avrh - av ss | becomes smaller. sampling switch (d u r i n g s a m p l i n g : o n) c vin r vin analog i n put mcu r ext c ext source c o m p a r a t o r document number: 002 - 04712 rev.*a page 51 of 65 mb96620 series 14.5.3 definition of a/d convert er terms ? resolution : analog variation that is recognized by an a/d converter. ? nonlinearity error : deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b0000000000 0b0000000001) to the full - scale transition point (0b1111111110 0b1111111111). ? differential nonline arity error : deviation from the ideal value of the input voltage that is required to change the output code by 1 lsb. ? total error : difference between the actual value and the theoretical value. the total error includes zero transition error, full - scale transition error and nonlinearity error. ? zero transition voltage : input voltage which results in the minimum conversion value. ? full scale transition voltage: input voltage which results in the maximum con version value. nonl inearity error of digital output n = v nt - {1lsb ? (n - 1) + v ot } [lsb] 1lsb differential non linearity error of digital output n = v (n + 1) t - v nt - 1 [lsb] 1lsb 1lsb = v fst - v ot 1022 n : a/d converter digital output value. v ot : voltage at which the digital output changes from 0x000 to 0x001. v fst : voltage at which the digital output changes from 0x3fe to 0x3ff. v nt : voltage at which the digital output changes from 0x(n ? 1) to 0xn. document number: 002 - 04712 rev.*a page 52 of 65 mb96620 series 1lsb (ideal value) = avrh - av ss [v] 1024 total error of digital output n = v nt - {1lsb ? (n - 1) + 0.5lsb} 1lsb n : a/d converter digital output value. v nt : voltage at which the digital output changes from 0x(n + 1) to 0xn. v ot (ideal value) = av ss + 0.5lsb[v] v fst (ideal value) = avrh - 1.5lsb[v] document number: 002 - 04712 rev.*a page 53 of 65 mb96620 series 14.6 low v oltage d etection function c haracteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter symbol conditions value unit min typ max detected voltage *1 v dl0 cilcr:lvl = 0000 b 2.70 2.90 3.10 v v dl1 cilcr:lvl = 0001 b 2.79 3.00 3.21 v v dl2 cilcr:lvl = 0010 b 2.98 3.20 3.42 v v dl3 cilcr:lvl = 0011 b 3.26 3.50 3.74 v v dl4 cilcr:lvl = 0100 b 3.45 3.70 3.95 v v dl5 cilcr:lvl = 0111 b 3.73 4.00 4.27 v v dl6 cilcr:lvl = 1001 b 3.91 4.20 4.49 v power supply voltage change rate *2 dv/dt - - 0.004 - + 0.004 v/ ? hys cilcr:lvhys=0 - - 50 mv cilcr:lvhys=1 80 100 120 mv stabilization time t lvdstab - - - 75 ? d - - - 30 ? ? *1 : if the power supply voltage fluctuates within the time less than the detection delay time (t d ), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range. *2 : in order to perform the low volt age detection at the detection voltage (v dlx ), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage. document number: 002 - 04712 rev.*a page 54 of 65 mb96620 series t i m e v c c v dlx m i n v o l t a g e v dlx m a x d v d t d e t e c t e d v o l t a g e rcr: l v de lo w v o l t age detection function enab l e low voltage detection function disable s t ab ili z a t i on t i m e t l v d s t a b lo w v o l t age detection function enab l e document number: 002 - 04712 rev.*a page 55 of 65 mb96620 series 14.7 flash memory write/erase characteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) parameter conditions value unit remarks min typ max sector erase time large sector t a + 105c a + 105c ? ? a + 105c note : while the flash memory is written or erased , shutdown of the external power (v cc ) is prohibited. in the application system where the external power (v cc ) might be shut down while writing or erasing , be sure to turn the power off by using a low voltage detection function . to put it concrete, change the external power in the range of change ration of power supply voltage ( - 0.004v/ ? s to +0.004v/ ? s ) after the external power falls below the detection vol tage (v dlx ) *1 . write/erase cycles and data hold time write / erase cycles (cycle) data hold time (year) 1,000 20 *2 10,000 10 *2 100,000 5 *2 *1 : see " low voltage detection function characteristics" . *2 : this value comes from the technology qualification (using arrhenius equation to translate high temperature measurements into normalized value at + 85 ? c ). document number: 002 - 04712 rev.*a page 56 of 65 mb96620 series 15. e xample characteristics this characteristic is an actual value of the arbitrary sample. it is not the guaranteed value. ? mb96f6 25 0 . 0 1 0 . 1 0 1 . 0 0 1 0 . 0 0 1 0 0 . 0 0 - 5 0 0 5 0 1 0 0 1 5 0 i c c [ m a ] t a [ o c] r un m od e p ll c l o c k ( 32 m h z ) m a i n o s c . ( 4 m h z ) rc c l o c k ( 2 m h z ) rc c l o c k ( 100k h z ) s u b o s c . ( 32k h z ) ( v c c = 5 . 5 v ) 0 . 00 1 0 . 01 0 0 . 10 0 1 . 00 0 1 0 . 0 0 0 1 0 0 . 0 0 0 - 5 0 0 5 0 1 0 0 1 5 0 i c c [ m a ] t a [ o c] s l eep m od e p ll c l o c k ( 32 m h z ) m a i n o s c . ( 4 m h z ) rc c l o c k ( 2 m h z ) rc c l o c k ( 100k h z ) s u b o s c . ( 32k h z ) ( v c c = 5 . 5 v ) document number: 002 - 04712 rev.*a page 57 of 65 mb96620 series ? mb96f6 2 5 0 . 00 1 0 . 01 0 0 . 10 0 1 . 00 0 1 0 . 0 0 0 - 5 0 0 5 0 1 0 0 1 5 0 i c c [ m a ] t a [ o c] t i m e r m od e p ll c l o c k ( 32 m h z ) m a i n o s c . ( 4 m h z ) rc c l o c k ( 2 m h z ) rc c l o c k ( 100k h z ) s u b o s c . ( 32k h z ) ( v c c = 5 . 5 v ) 0 . 00 1 0 . 01 0 0 . 10 0 1 . 00 0 - 5 0 0 5 0 1 0 0 1 5 0 i c c [ m a ] t a [ o c] s t op m od e ( v c c = 5 . 5 v ) document number: 002 - 04712 rev.*a page 58 of 65 mb96620 series ? used setting mode selected source clock clock/regulator and flash settings run mode pll clks1 = clks2 = clkb = clkp1 = clkp2 = 32mhz main osc. clks1 = clks2 = clkb = clkp1 = clkp2 = 4mhz rc clock fast clks1 = clks2 = clkb = clkp1 = clkp2 = 2mhz rc clock slow clks1 = clks2 = clkb = clkp1 = clkp2 = 100khz sub osc. clks1 = clks2 = clkb = clkp1 = clkp2 = 32khz sleep mode pll clks1 = clks2 = clkp1 = clkp2 = 32mhz regulator in high power mode, (clkb is stopped in this mode) main osc . clks1 = clks2 = clkp1 = clkp2 = 4mhz regulator in high power mode, (clkb is stopped in this mode) rc clock fast clks1 = clks2 = clkp1 = clkp2 = 2mhz regulator in high power mode, (clkb is stopped in this mode) rc clock slow clks1 = clks2 = clkp1 = clkp2 = 100khz regulator in low power mode, (clkb is stopped in this mode) sub osc. clks1 = clks2 = clkp1 = clkp2 = 32khz regulator in low power mode, (clkb is stopped in this mode) timer mode pll clkmc = 4mhz, clkpll = 32mhz (system clocks are stopped in this mode) regulator in high power mode, flash in power - down / reset mode main osc. clkmc = 4mhz (system clocks are stopped in this mode) regulator in high power mode, flash in power - down / reset mode rc clock fast clkmc = 2mhz (system clocks are stopped in this mode) regulator in high power mode, flash in power - down / reset mode rc clock slow clkmc = 100khz (system clocks are stopped in this mode) regulator in low power mode, flash in power - down / reset mode sub osc. clkmc = 32 khz (system clocks are stopped in this mode) regulator in low power mode, flash in power - down / reset mode stop mode stopped (all clocks are stopped in this mode) regulator in low power mode, flash in power - down / reset mode document number: 002 - 04712 rev.*a page 59 of 65 mb96620 series 16. o rdering information mcu with can controller part number flash memory package * mb96f622rbpmc - gse1 flash a (64.5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f622rbpmc - gse2 mb96f622rbpmc - gte1 mb96f622rbpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f622rbpmc1 - gse2 mb96f622rbpmc1 - gte1 mb96f623rbpmc - gse1 flash a ( 96 .5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f623rbpmc - gse2 mb96f623rbpmc - gte1 mb96f623rbpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f623rbpmc1 - gse2 mb96f623rbpmc1 - gte1 mb96f625rbpmc - gse1 flash a ( 160 .5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f625rbpmc - gse2 mb96f625rbpmc - gte1 mb96f625rbpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f625rbpmc1 - gse2 mb96f625rbpmc1 - gte1 *: for details about package, see "package dimension". mcu without can controller part number flash memory package * mb96f622abpmc - gse1 flash a (64.5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f622abpmc - gse2 mb96f622abpmc - gte1 mb96f622abpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f622abpmc1 - gse2 mb96f622abpmc1 - gte1 mb96f623abpmc - gse1 flash a ( 96 .5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f623abpmc - gse2 mb96f623abpmc - gte1 mb96f623abpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f623abpmc1 - gse2 mb96f623abpmc1 - gte1 mb96f625abpmc - gse1 flash a ( 160 .5kb) 64 - pin plastic lqfp (fpt - 64p - m23) mb96f625abpmc - gse2 mb96f625abpmc - gte1 mb96f625abpmc1 - gse1 64 - pin plastic lqfp (fpt - 64p - m24) mb96f625abpmc1 - gse2 mb96f625abpmc1 - gte1 *: for details about package, see "package dimension". document number: 002 - 04712 rev.*a page 60 of 65 mb96620 series 17. package dimension 64-pin plastic lqfp lead pitch 0.65 mm pa ck age width pa ck age length 12.0 12.0 mm lead shape gullwing sealing method plastic mold mounting height 1.70 mm ma x we ight 0.47 g code (reference ) p-lqfp64-12 12-0.65 64-pin plastic lqfp (fpt-64p-m23 ) (fpt-64p-m23) c 2003-2010 fujitsu semiconductor limited f64034s-c-1-4 0.65(.026) 0.10(.004) 1 16 17 32 49 64 33 48 *12.00 0.10(.472 .004)sq 14.00 0.20(.551 .008)sq index 0.32 0.05 (.013 .002) m 0.13(.005) 0.145 0.055 (.006 .002) "a" .059 C .004 +.008 C 0.10 +0.20 1.50 0~8 0.25(.010) (mounting height) 0.50 0.20 (.020 .008) 0.60 0.15 (.024 .006) 0.10 0.10 (.004 .004) details of "a" part (stand off) dimensions in mm (inches). note: the values in parentheses are reference values note 1) * : these dimensions do not include resin protrusion. note 2) pins width and pins thickness include plating thickness. note 3) pins width do not include tie bar cutting remainder. document number: 002 - 04712 rev.*a page 61 of 65 mb96620 series 64-pin plastic lqfp lead pitch 0.50 m m package width package length 10.0 10.0 mm lead shape gullwing sealing method plastic mold mounting height 1.70 mm ma x we ight 0.32 g code (reference ) p-lfqfp64-1 0 10-0.50 64-pin plastic lqf p (fpt-64p-m24) (fpt -64p-m24) lead no. details of "a" part 0.25(.010) (stand off) 0.100.10 0.600.15 (.024.006) 0.500.20 (.020.008) 1.50 +0.20 C0.10 +.008 C.004 .059 0 ~8 "a" 0.08(.003) 0.1450.055 (.006.002) 0.08(.003) m (.008.002) 0.200.05 0.50(.020) 12.000.20(.472.008)sq index 49 64 33 48 17 32 16 1 2005-2010 fujitsu semiconductor limited f64036s-c-1-3 c (mounting height) *10.000.10(.394.004)sq dimensions in mm (inches). note: the values in parentheses are reference values note 1) * : these dimensions do not include resin protrusion. note 2) pins width and pins thickness include plating thickness. note 3) pins width do not include tie bar cutting remainder. (.004.004) document number: 002 - 04712 rev.*a page 62 of 65 mb96620 series 18. major changes spansion publication number: mb96620_ds704 - 00008 page section change results revision 2.0 4 features changed the description of external interrupts interrupt mask and pending bit per channel interrupt mask bit per channel 25 to 28 handling precautions ? added a section 36 electrical characteristics 3. dc characteristics (1) current rating changed the conditions for i ccsrch clks1/2 = clkb = clkp1/2 = clkrc = 2mhz, clks1/2 = clkp1/2 = clkrc = 2mhz, changed the conditions for i ccsrc l clks1/2 = clkb = clkp1/2 = clkrc = 100khz clks1/2 = clkp1/2 = clkrc = 100khz 37 changed the conditions for i cctpll pll timer mode with clkp1 = 32mhz pll timer mode with clkpll = 32mhz changed the value of power supply current in timer modes i cct pll typ: 2480 a 1800 a (t a = +25c) max : 2710 a 2245 a (t a = +25c) max : 3985 a 3165 a (t a = + 10 5c) max : 4830 a 3975 a (t a = + 1 25c) changed the conditions for i cctrcl rc timer mode with clkrc = 100khz, smcr:lpmss = 0 (clkpll, clkmc and clksc stopped) rc timer mode with clkrc = 100khz (clkpll, clkmc and clksc stopped) 38 changed the annotation *2 power supply for "on chip debugger" part is not included. power supply current in run mode does not include flash write / erase current. the c urrent for "on chip debugger" part is not included. 49 4. ac characteristics (10) i 2 c timing ? added parameter, noise filter and an annotation *5 for it added t sp to the figure 51 5. a / d converter (2) accuracy and s etting of the a / d converter s ampling t ime ? deleted the unit [min] from approximation formula of sampling time 56 7. flash memory write/erase characteristics changed the condition (v cc = av cc = 2.7v to 5.5v, vd=1.8v0.15v, v ss = av ss = 0v, t a = - 40c to + 125c) (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to + 125c) document number: 002 - 04712 rev.*a page 63 of 65 mb96620 series page section change results 56 electrical characteristics 7. flash memory write/erase characteristics ? changed the note while the flash memory is written or erased, shutdown of the external power (v cc ) is prohibited. in the application system where the external power (v cc ) might be shut down while writing, be sure to turn the power off by using an external voltage detector. while the flash memory is written or erased, shutdown of the external power (v cc ) is prohibited. in the application system where the external power (v cc ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection func tion. 60 ordering information deleted the part number mcu with can controller mb96f622rbpmc - gte2 mb96f622rbpmc1 - gte2 mb96f623rbpmc - gte2 mb96f623rbpmc1 - gte2 mb96f625rbpmc - gte2 mb96f625rbpmc1 - gte2 mcu without can controller mb96f622abpmc - gte2 mb96f622abpmc1 - gte2 mb96f623abpmc - gte2 mb96f623abpmc1 - gte2 mb96f625abpmc - gte2 mb96f625abpmc1 - gte2 revision 2.1 - - company name and layout design change note: please see document history about later revised information. document number: 002 - 04712 rev.*a page 64 of 65 mb96620 series document history document title: mb96620 series f 2 mc - 16fx 16 - bit microcontroller document number: 002 - 04712 revision ecn orig. of change submission date description of change ** - ksun 01/31/2014 migrated to cypress and assigned document number 002 - 04712 . no change to document contents or format . *a 5137624 ksun 0 2 / 1 7 /201 6 updated to cypress format. document number: 002 - 04712 rev.*a february 17, 2016 page 65 of 65 mb96620 series sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution centers, manufacturers representatives, and distributors. to find the office closest to you, visit us at cypress locations . products automotive cypress.com/g o/automotive clocks & buffers cypress.com/go/clocks interface cypress.com/go/interface lighting & power control cypress.com/go/powerpsoc memory cypress.com/go/memory psoc cypress.com/go/psoc touch sensing cypress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless spansion products cypress.com/spansionproducts psoc? solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 4 | psoc 5lp cypress developer community community | forums | blogs | video | training technical support cypress.com/go/support cypress, the cypress logo, spansion ? , the spansion logo, mirrorbit ? , mirrorbit ? eclipse tm , ornand tm , easy designsim tm , traveo tm and combinations thereof, are trademarks and registered trademarks of cypress semiconductor corp. arm and cortex are the registered trademarks of arm limited in the eu and other countries. all other trademarks or registered trademarks referenced herein ar e the property of their respective owners. ? cypress semiconductor corporation, 201 4 - 2016 . the information contained herein is subject to change without notice. cypress semiconductor corporation assumes no responsi bility for the use of any circuitry oth er than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypres s products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety application s, unless pursuant to an express written agreement with cypress. furthermore, cypress does not authorize its products for use as critical components in life - support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life - support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against al l charges. this source code (software and/or firmware) is ow ned by cypress semiconductor corporation (cypress) and is protected by and subject to worldwide patent protection (united sta tes and foreign), united states copyright laws and international treaty provisions. cypress hereby grants to licensee a personal, n on - exclusive, non - transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used onl y in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation , or representation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limit ed to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to the materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not autho rize its products for use as crit ical components in life - support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress pr oduct in a life - support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. |
Price & Availability of MB96F625RBPMC-GSE1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |